In the feedback control system shown in the figure, D(s) is step disturbance, R(s) is input and C(s) is output :

F3 Savita Engineering 03-5-22 D8

The steady-state error component due to a step disturbance for the system is

This question was previously asked in
UPSC IES Electrical 2022 Prelims Official Paper
View all UPSC IES Papers >
  1. -0.10
  2. -0.25
  3. 10
  4. 25

Answer (Detailed Solution Below)

Option 1 : -0.10
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.2 K Users
20 Questions 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

In the given system, an error will occur due to input R(s) and due to disturbance D(s) error due to disturbance is defined as \(\left. \frac{E(s)}{D(s)}\right|_{R(s) = 0}\)

forward path gain from D(s) to E(s) = \( - \frac{1}{s(s + 40)}\)

∴ \(\left. \frac{E(s)}{D(s)}\right|_{R(s) = 0} = \frac{\frac{-1}{s(s + 40)}}{1 + \frac{10}{s(s + 40)}} = \frac{-1}{s^2 + 40s + 10}\)

∴ E(s) = D(s) × \(\frac{-1}{s^2 + 40s + 10}\)

\(\rm e_{ss} = lt_{s \rightarrow 0} \ s. E(s) = s \times \frac{1}{s} \times \frac{-1}{s^2 + 40s + 10}\)

\(= \frac{-1}{10} = -0.1\)

Therefore, option (a) is correct.

Latest UPSC IES Updates

Last updated on May 28, 2025

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

More Steady State Error Questions

More Time Response Analysis Questions

Get Free Access Now
Hot Links: teen patti king teen patti bindaas teen patti earning app all teen patti