The output Qn of a J-K flip-flop is zero. It changes to 1 when a clock pulse is applied. The input Jn and Kn are respectively (X represents don’t care condition):

This question was previously asked in
ESE Electronics 2013 Paper 2: Official Paper
View all UPSC IES Papers >
  1. 1 and X
  2. 0 and X
  3. X and 0
  4. X and 1

Answer (Detailed Solution Below)

Option 1 : 1 and X
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.4 K Users
20 Questions 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

The excitation table for JK Flip Flop is given by,

anil12

26 June 1

When the previous output of J-K flip flop is 0 and then changes to 1, the input of J-K flip flop must be 1 and X.

A JK flip flop is somewhat similar to an SR flip flop.

The difference in JK and SR flip flop is that in JK flip flop condition when S=R  =1 is also included. When both J=K =1 then flip flop is said to be in toggle mode. Input J and K behave like S and R to set and reset respectively.

The truth table for J K flip flop is :

J K Qn
0 0 Q
1 0 1
0 1 0
1 1 Toggle
Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Get Free Access Now
Hot Links: teen patti club apk teen patti go teen patti 51 bonus teen patti online teen patti vip