Testbook Logo
Exams SuperCoaching Test Series Skill Academy
More
English
Hindi

Question

Download Solution PDF

The locality of reference concept will fail in which of the following cases?

Where there are

This question was previously asked in
ESE Electronics 2014 Paper 2: Official Paper
Attempt Online
View all UPSC IES Papers >
  1. Many conditional jumps
  2. Many unconditional jumps
  3. Many operands 
  4. None of the above

Answer (Detailed Solution Below)

Option 2 : Many unconditional jumps
Free Tests
View all Free tests >
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.2 K Users
20 Questions 40 Marks 24 Mins
Start Now

Detailed Solution

Download Solution PDF

The locality of the reference concept will fail where there are many unconditional jumps.

Concept

The locality of Reference: 

  • It is the phenomenon in which a computer program tends to access the same set of memory locations for a particular time period. There are two basic types of reference locality – temporal and spatial locality.
  • Temporal locality: If at one point a particular memory location is referenced, then it is likely that the same location will be referenced again in the near future.
  • Spatial locality: If a particular storage location is referenced at a particular time, then it is likely that nearby memory locations will be referenced in the near future.
  • In unconditional Jump, the computer program won't be able to access the same set of memory locations for a particular time period.
Download Solution PDF
Latest UPSC IES Updates

Last updated on May 28, 2025

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

More Data Hazards Questions

Q1.The locality of reference concept will fail in which of the following cases? Where there are
Q2.The method used for resolving data dependency conflict by the compiler itself is
Q3.One instruction tries to write an operand before it is written by previous instruction. This may lead to a dependency called
Q4.Consider the following code sequence having five instructions I1 to I5. Each of these instructions has the following format. OP Ri, Rj, Rk Where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri I1: ADD R1, R2, R3 I2: MUL R7, R1, R3 I3: SUB R4, R1, R5 I4: ADD R3, R2, R4 I5: MUL R7, R8, R9 Consider the following three statements. S1: There is an anti-dependence between instructions I2 and I5 S2: There is an anti-dependence between instructions I2 and I4 S3: Within an instruction pipeline an anti-dependence always creates one or more stalls Which one of the above statements is/are correct?
Q5.If instruction X tries to modify some data before it is written by instruction (X-1), it can result in a ________ hazard.
Q6. For a pipelines CPU with a single ALU, consider the following : A. The j + 1st instruction uses the result of jth instruction as an operand B. Conditional jump instruction C. jth and j + 1st instructions require ALU at the same time Which one of the above causes a hazard?

More Pipelining Hazards Questions

Q1.A processor X1 operating at 2 GHz has a standard 5-stage RISC instruction pipeline having a base CPI (cycles per instruction) of one without any pipeline hazards. For a given program P that has 30% branch instructions, control hazards incur 2 cycles stall for every branch. A new version of the processor X2 operating at same clock frequency has an additional branch predictor unit (BPU) that completely eliminates stalls for correctly predicted branches. There is neither any savings nor any additional stalls for wrong predictions. There are no structural hazards and data hazards for X1 and X2. If the BPU has a prediction accuracy of 80%, the speed up (rounded off to two decimal places) obtained by X2 over X1 in executing P is ______.
Q2.Which of the following hazards occurs when the pipeline makes the wrong decision on a branch prediction and therefore brings instructions into the pipeline that must subsequently be discarded? 
Q3.The method used for resolving data dependency conflict by the compiler itself is
Q4.In the context of an instruction set, orthogonality indicates that other elements of an instruction are ______ of/by the opcode.
Q5.One instruction tries to write an operand before it is written by previous instruction. This may lead to a dependency called
Q6.Consider the following code sequence having five instructions I1 to I5. Each of these instructions has the following format. OP Ri, Rj, Rk Where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri I1: ADD R1, R2, R3 I2: MUL R7, R1, R3 I3: SUB R4, R1, R5 I4: ADD R3, R2, R4 I5: MUL R7, R8, R9 Consider the following three statements. S1: There is an anti-dependence between instructions I2 and I5 S2: There is an anti-dependence between instructions I2 and I4 S3: Within an instruction pipeline an anti-dependence always creates one or more stalls Which one of the above statements is/are correct?
Q7.If instruction X tries to modify some data before it is written by instruction (X-1), it can result in a ________ hazard.
Q8.Register renaming is done in pipelined processors:
Q9. For a pipelines CPU with a single ALU, consider the following : A. The j + 1st instruction uses the result of jth instruction as an operand B. Conditional jump instruction C. jth and j + 1st instructions require ALU at the same time Which one of the above causes a hazard?
Crack AE & JE - Mechanical with
India's Super Teachers
Explore Supercoaching For FREE
Suggested Test Series
View All >
UPSC ESE (IES) Civil Mock Test Series
116 Total Tests with 1 Free Tests
Start Free Test
UPSC ESE (IES) Prelims Paper 1 Mock Test Series
54 Total Tests with   1 Free Tests
Start Free Test
Suggested Exams
Exam-Logo
HAL Management Trainee
Exam-Logo
UPSC IES

HAL Management Trainee Important Links

More Computer Organization and Architecture Questions

Q1.Which of the following statement(s) is/are correct? Statement A : ALU can perform both arithmetic and logical operations. Statement B : CPU is used to process, display and store data or information.
Q2.The addressing mode/s, which uses the PC instead of a general-purpose register is : 
Q3.A microprogrammed control unit : 
Q4.Consider the following sequence of micro operations : MBR ← PC MAR ← X PC ← Y MEMORY ← MBR Which one of the following is possible operation performed by this sequence ?
Q5.In the case of, Zero-address instruction method the operands are stored in __________.
Q6.A demultiplexer is used to :
Q7.More than one word is put in one cache block to : 
Q8.Which method bypasses the CPU for certain types of data transfer operation ?
Q9.If the virtual memory size is 32 MB and a physical memory size is 4MB with a page size of 2KB, Calculate the number of frames available in physical memory
Q10.Which of the following is the correct sequence with regard to service routine? A. Save contents of processor registers B. Turn the interrupt facility on C. Service the device whose flag is set D. Check which flag is set E. Restore contents of processor registers Choose the correct answer from the options given below:
Important Exams
Super Coaching
Exams
Test Series
Previous Year Papers
Objective Questions
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
[email protected]
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Our Apps
Follow us on
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Get Free Access Now
Hot Links： teen patti bliss teen patti joy teen patti all