Testbook Logo
Exams SuperCoaching Test Series Skill Academy
More

Question

Download Solution PDF

For an n-bit binary adder, what is the number of gates through which a carry has to propagate from input to output?

This question was previously asked in
ESE Electronics 2016 Paper II: Official Paper
Attempt Online
View all UPSC IES Papers >
  1. n
  2. 2n
  3. n2
  4. n + 1

Answer (Detailed Solution Below)

Option 2 : 2n
Free Tests
View all Free tests >
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.2 K Users
20 Questions 40 Marks 24 Mins
Start Now

Detailed Solution

Download Solution PDF

Binary full adder circuit is as shown:

F2 Shubham 21-9-2020 Swati D 8

To add two one-bit numbers, along with carrying bit, only two gates are required to propagate carry from input to output.

Therefore, for an n-bit binary adder, 2n number of gates through which a carry has to propagate from input to output.

Download Solution PDF
Latest UPSC IES Updates

Last updated on May 28, 2025

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

More Binary Adders Questions

Q1.Addition to two n-bit numbers A and B can be carried out using n consecutive full adders in an arrangement, which is known as
Q2.For an n-bit binary adder, what is the number of gates through which a carry has to propagate from input to output?
Q3.Figure I shows a 4-bit ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns, respectively. Assume all the inputs to the 4-bit adder are initially reset to 0. At t = 0, the inputs to the 4-bit adder are changed to X3X2X1X0 = 1100, Y3Y2Y1Y0 = 0100 and Z0 = 1. The output of the ripple carry adder will be stable at t (in ns) = ____________

More Combinational Circuits Questions

Q1.What is the Boolean expression for the Carry-out (C) output of a Half Adder?
Q2.In a priority encoder, what happens when two or more input lines are active at the same time?
Q3.A 3-bit gray counter is used to control the output of the multiplexer as shown in the figure below. The initial state of the counter is 000. The output is pulled high when multiplexer is not enabled. The output of the circuit follows the sequence :
Q4.A 2-bit binary multiplier can be implemented using
Q5.What is a four-line to two-line priority encoder with active HIGH inputs and outputs, with priority assigned to the higher-order data input line?
Q6.If 2n is the number of input lines in the available multiplexer and 2N is the number of input lines in the desired multiplexer, then how many individual multiplexers are required to construct the desired multiplexer circuit?
Q7.A full adder adds: 
Q8.Which of the following can be used as a Parallel-to-Series converter?
Q9.A half subtractor is an arithmetic circuit which performs subtraction operation on _______ input bits.
Q10.In the circuit shown below, P and Q are the inputs. The logical function realized by the circuit shown below is 
Crack UPPSC AE Stage I with
India's Super Teachers
Explore Supercoaching For FREE
Suggested Test Series
View All >
UPSC ESE (IES) Civil Mock Test Series
116 Total Tests with 1 Free Tests
Start Free Test
UPSC ESE (IES) Prelims Paper 1 Mock Test Series
54 Total Tests with   1 Free Tests
Start Free Test
Suggested Exams
Exam-Logo
UPPSC AE
Exam-Logo
UPSC IES

UPPSC AE Important Links

More Digital Electronics Questions

Q1.In an asynchronous counter, the clock input of each flip-flop except first flip-flop is connected to:
Q2._______ interrupt is a positive edge sensitive interrupt and can be triggered with a short pulse.
Q3.What is the output of a EX-OR gate when both inputs are '1'?
Q4.A positive edge-triggered T Flip-Flop has T = 1. If the current output Q is 0, what will be the output Q after 3 clock pulses?
Q5.What is the Boolean expression for the Carry-out (C) output of a Half Adder?
Q6.There are ______ register banks in the 8051 microcontroller.
Q7.Analyse the given program for 8085 and answer the question that follows. MVI B, 06h MVI A, F2H ADD B What is the content of Accumulator Register after the execution of the given program?
Q8.Which combination of symbols represents an XOR (Exclusive-OR) gate?
Q9.In a priority encoder, what happens when two or more input lines are active at the same time?
Q10.How many clock pulses are required to load n bits into an n-bit SIPO shift register?
Important Exams
Super Coaching
Exams
Test Series
Previous Year Papers
Objective Questions
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
[email protected]
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Our Apps
Follow us on
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Get Free Access Now
Hot Links： teen patti star apk teen patti bodhi teen patti win lucky teen patti