Question
Download Solution PDFChoose the correct statement when VGS = 0 and VDS = 0 in a JFET
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFShockley's equation is given as:
\({I_D} = {I_{DSS}}{\left( {1-\frac{{{V_{GS}}}}{{{V_P}}}} \right)^2}\)
Where,
VGS = Gate to source voltage
IDSS = Drain to source saturation current
VP = Pinch-off voltage
Observations:
1) When both VGS and VDS = 0, there will be no current flowing across the terminals, i.e. ID will be zero.
2) When both VGS and VDS = 0, the depletion region extending to the channel will be of equal length. This can be understood with the help of an n-channel JFET as shown:
Last updated on Jun 16, 2025
-> SSC JE Electrical 2025 Notification will be released on June 30 for the post of Junior Engineer Electrical/ Electrical & Mechanical.
-> Applicants can fill out the SSC JE application form 2025 for Electrical Engineering from June 30 to July 21.
-> SSC JE EE 2025 paper 1 exam will be conducted from October 27 to 31.
-> Candidates with a degree/diploma in engineering are eligible for this post.
-> The selection process includes Paper I and Paper II online exams, followed by document verification.
-> Prepare for the exam using SSC JE EE Previous Year Papers.