Question
Download Solution PDFIn a JK flipflop, J and K inputs are set to logic 1, the output Q(0) will be _______ when Q(-1) is _________.
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFThe truth table of a J-K Flipflop is as shown:
|
J |
K |
Qn+1 |
|
0 |
0 |
Qn |
|
0 |
1 |
0 |
|
1 |
0 |
1 |
|
1 |
1 |
Q̅n |
Observations:
- When J = 0, K = 0, and using the clock, the output will be 1.
- When J = 1, K = 0, and using the clock, the output will be 1.
- When a synchronous pre-set input is used the output will be 1.
- J = 1, K = 1, the output will toggle. If the previous output is 1, then the next output will be 0 and vice-versa.
Last updated on Jun 2, 2025
-> HPCL Engineer 2025 notification has been released on June 1, 2025.
-> A total of 175 vacancies have been announced for the HPCL Engineer post in Civil, Electrical, Mechanical, Chemical engineering.
-> HPCL Engineer Online application will be activated from 1st June 2025 to 30th June 2025.
-> Candidates with a full-time engineering discipline in the relevant stream are eligible to apply.
-> The selection will be based on a Computer Based Test Group Task and/or Interview. Prepare for the exam using HPCL Engineer Previous Year Papers.